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Abstract—The mean free path (MFP) in silicon nanowire field
effect transistors limited by surface roughness scattering (SRS) is
calculated with the non-perturbative approach utilizing the non-
equilibrium Green’s function method. The entrance scattering
effect associated with finiteness of the channel length is identified
and a method to eliminate it in the calculation of the MFP is
developed. The behavior of the MFP with respect to channel
length (L), channel width (W), and the root-mean-square (RMS)
of the surface roughness is investigated extensively. Our major
findings are that the single parameter, RMS/W, can be used as
a good measure for the strength of the SRS effects and that
the overall characteristics of the MFP are determined by the
parameter. In particular, the MFP exponentially decreases with
the increase of RMS/W and the MFP versus the gate electric field
shows a distinctively different behavior depending on whether the
strength of the SRS effects measured by RMS/W is smaller or
greater than 0.06.
Index Terms—nanowire, MOSFET, nanowire field effect tran-
sistor, quantum transport, mobility, mean free path, surface
roughness, non-equilibrium Green’s function.
I. INTRODUCTION
The Si nanowire field effect transistors (SNWFETs) with
all around gates have recently emerged as a promising device
to replace the conventional planar metal oxide semiconductor
field effect transistors (MOSFETs) as the latter face the physi-
cal and technological challenges in their scaling-down [1]–[3].
The SNWFETs have the merit of good electrostatic control
and hence can deliver high on-state currents. As their overall
performance is determined by the aspect ratio of the channel
length (L) and channel width (W ) [4], it may be desirable
to utilize thinner and thinner nanowires. However, rough
interfaces between Si and dielectric are unavoidably generated
during the fabrication processes, and currents become limited
by surface roughness scattering (SRS) as the nanowire cross-
sectional size is reduced below 5 nm [5], [6].
The SRS effects in SNWFETs have been a subject of
intense theoretical and computational studies. Most of the
studies have been performed with the semiclassical approaches
such as the Kubo-Greenwood approach [7]–[9], the multi-
subband Monte Carlo technique [10], [11], and the direct
solution of the one-dimensional Boltzmann transport equa-
tion [12], [13]. The Schrodinger-Poisson equations are self-
consistently solved in the approaches assuming an infinitely
extended homogeneous nanowire, before the nanowire sub-
Fig. 1: (a) Schematic diagram of the silicon nanowire field effect transistor
with all-around gates. (b) Cross section view at the center of the channel with
rough interfaces.
band information is extracted and fed to the semiclassical
procedures. There have also been a few studies based the non-
equilibrium Green’s function (NEGF) method [10], [14]–[19],
where coherent electron transport across the channel region
with rough Si/dielectric interfaces is considered fully quantum-
mechanically. In the non-perturbative approach, the screening
effect, electron phase coherence, and the mode mixing effect,
among others, are naturally considered whereas these are hard
to be implemented directly or disregarded entirely in the
semiclassical approaches.
Most of the NEGF studies have so far focused on the low
field electron mobility in nanowires. However, the mobility in
the device with a finite channel length is not a proper measure
for the device performance, because the mobility increases as
the channel length increases whereas there should be more
detrimental scattering. As Gnani has pointed out, the mean
free path (MFP) should be a better indicator of the device
performance [20].
In this work, using the non-perturbative NEGF approach,
we have for the first time investigated the SR-limited MFP
in SNWFETs. Novelty and contributions of this work are: 1)
we have devised a systematic way to calculate the MFP in
the device with a finite channel length, 2) we have identified
the entrance scattering effect which is unavoidable in the
device with a source/channel/drain structure, estimated its
strength, and eliminated it from the MFP calculation, and 3)
we have thoroughly investigated the behavior of the MFP
with a particular emphasis on its dependence on the strength
of the SRS effects. These will be discussed in detail in the
following sections.
II. METHODOLOGY
A. Simulated devices and Hamiltonian
The simulated devices in this work are three-dimensional
(3D) rectangular silicon nanowire FETs with all-around gates
as shown in Fig. 1. The source and drain regions are heavily
n-doped with doping concentration of 1020cm−3 whereas the
channel is intrinsic. The SiO2 oxide thickness is assumed to
be 1 nm. To describe the electron transport in the conduction
band, the effective mass Hamiltonian was used, with the
effective masses being scaled according to the tight-binding
calculation [21]. All the six equivalent valleys are included in
the simulations.
B. Surface roughness generation
The surface roughness (SR) was realized at four Si/SiO2
interfaces in the channel region only. SR was generated ac-
cording to the exponentially decaying autocorrelation function
expressed as
C(~r) = ∆2m exp(−
√
2r/Lm), (1)
where ∆m is the root-mean square (RMS) fluctuation of the
roughness, Lm is the correlation length, and r = |~r| is the two-
dimensional distance between two points on the interface. By
Fourier-transforming the autocorrelation function to obtain the
power density spectrum (PDS), multiplying a random phase
factor to the square root value of PDS, and inverse Fourier-
transforming the randomized PDS, instances of rough Si/SiO2
interfaces were randomly generated [16], [22].
C. NEGF method
We have employed the NEGF method to calculate the charge
density and the current in the devices with rough surfaces in
the channel region. Self-consistent calculations coupling the
charge density from the NEGF equations and the potential
from Poisson’s equation were carried out. The methodology
is well established in the literature [12], [23].
The NEGF procedure with the rough surfaces is the same
as the standard non-diffusive calculation procedure. There is
no need to calculate the less-than or greater-than Green’s
functions, because the surface roughness scattering (SRS)
is not treated by including the self-energy in the Green’s
function. Rather, the conduction band edge EC(~r) at the
Si/SiO2 interfaces is spatially varied in accordance with the
generated rough surfaces. In other words, in the Hamiltonian
H = H0 + EC(~r)− q0φ(~r), (2)
where H0 is the kinetic part of the Hamiltonian with the
inverse effective mass tensor which is not altered by SR,
Fig. 2: (a) The effective transmission coefficient TES for different wire
widths. (b) The conduction-band profiles (1st subband) for different gate
voltages and their corresponding transmission functions. Device dimensions
are W = 5 nm and L = 40 nm.
EC(~r) assumes the value of of 0.56 eV or 3.63 eV, if ~r
corresponds to silicon or oxide points, respectively. In the
Poisson’s equation,
−→∇ · (ǫ(~r)−→∇φ(~r)) = q0(n(~r)−ND), (3)
ǫ(~r) is also spatially varying in the same manner as EC(~r).
In this work, the coupled mode space approach was used
[24], [25] with the number of modes ranging from 30 to 50
depending on the cross-sectional width of nanowire. Including
higher modes little changed the outcome of the calculations,
which validates that the used number of modes is sufficient.
III. ENTRANCE SCATTERING EFFECT
In the nanowire FET in Fig. 1, electrons experience quantum
mechanical scattering by the channel potential barrier as they
enter the channel region. The channel potential barrier is
present due to the fact that the source/drain and channel
regions are doped with different doping concentrations. The
entrance scattering effect (ESE) takes place even in the ballis-
ticity condition (no rough surfaces in the channel region) and
should be separated out from the calculated mean free path.
The method to isolate the pure contributions from the channel
region is elaborated in section IV.
In the nanowire device under consideration, the ballistic
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Fig. 3: The drain current versus channel length L for different gate voltages.
The currents are normalized by the current of L = 55 nm. Dashed lines are
the fit to the function of the form A/(B + L). The curves for VG − VT =
-0.25 V and 0.15 V are shifted by -0.2 and 0.1, respectively, for a clearer
view. Device width and SR parameters are W = 3 nm, ∆m = 0.3 nm, and
Lm = 1.0 nm.
current Ib can be expressed as, at low VDS ,
Ib =
2q2
0
VDS
h
∑
k
TkF−1(EF − Ek
kBT
), (4)
where Fm(x) is the m-th order modified Fermi integral, Ek
is the energy level of subband k in the channel region, EF
is the Fermi energy, and Tk is the transmission probability in
subband k that accounts for backscattering due to ESE. If the
source/drain regions are removed and the same cross-section
of the channel region is repeated indefinitely, there is no ESE
and Tk = 1 in (4). Let us denote the ballistic current in the
infinitely long homogeneous nanowire as Ib∞. We write
Ib = TESIb∞, (5)
where the effective transmission coefficient TES is introduced
as a measure for the degree of ESE in the nanowire device.
Fig. 2 (a) shows TES versus VG for various W ’s, where it
is shown that TES is as low as about 0.8 and its dependence
on VG is not sensitive to W . As shown in Fig. 2 (b), the
channel potential barrier is so high in the subthreshold
regime that an electron is either completely reflected or
completely transmitted depending on whether its energy is
below or above the potential barrier, except for a very narrow
window of energy located just above the potential barrier
where it experiences the quantum-mechanical backscattering.
So TES is close to 1 in the subthreshold regime. Around
VT , the potential barrier is lowered and at the same time
its shape near the ends of the channel becomes sharper
so that the quantum mechanical backscattering starts to
occur seriously. In other words, the above-mentioned energy
window broadens, resulting in a sharp decrease of TES . If
the gate voltage is further increased, TES reaches a minima
and then slightly increases, because the channel potential
-0.4 -0.2 0.0 0.2 0.4
0
100
200
300
400
500
 
VG- VT (V)
S
R
(n
m
)
 
 
 L = 250 ( SR)
 L = 250 
 L = 200 
 L = 100 
 L = 80 
 L = 60 
SR 
Fig. 4: The mean free path λSR for different channel lengths. ΛSR as
defined in (11) is also displayed. Device width and SR parameters are W =
5 nm, ∆m = 0.2 nm, and Lm = 1.0 nm.
barrier is sufficiently lowered to result in lesser backscattering.
IV. MEAN FREE PATH
In devices with finite channel length, the effective mobility
is no longer a good indicator of device performance, as it tends
to zero as the ballistical condition is approached whereas the
ON current increases [20]. Instead, the mean free path (MFP)
that is directly related to electron transmission in the device
is better suited as the indicator of device performance. In this
work, the SR-limited MFP is calculated as follows.
At a low drain bias, we relate I with Ib∞ via
I = T Ib∞, (6)
where T is the overall transmission coefficient in the device.
T consists of contributions from the entrance scattering (TES)
and the surface roughness scattering (TSR). In an attempt to
isolate TSR, we write
1− T
T =
1− TES
TES +
1− TSR
TSR , (7)
which is written based on the simple picture that the two
sources of scattering are connected serially [26]. Using the
defining relationship for the SR-limited MFP λSR,
TSR = λSR
λSR + L
, (8)
we finally obtain
λSR =
L
T −1 − T −1
ES
. (9)
Notice that in defining T in (6), Ib∞ is used instead of Ib. If
the relationship I = T ′Ib is used instead of (6), it implies that
ESE is disregarded, and we may write
T ′ = ΛSR
ΛSR + L
. (10)
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Fig. 5: The mean free path λSR for different wire widths. The channel
lengths were fixed at L = 100 nm for all W ’s. SR parameters are ∆m = 0.3
nm and Lm = 1.0 nm. Mean value and sample standard deviation (dispersion
bars) are reported.
The MFP ΛSR of the above equation is related to λSR as:
ΛSR =
1
TES λSR. (11)
That is, the MFP is multiplied by the factor 1/TES , which
leads to an unphysical peak as demonstrated below.
Before proceeding further, we first show I as a function of
L in Fig. 3, which verifies that diffusive transport expressed
by Eqs. (8) or (10) actually takes place due to SR. Note that
we have deliberately chosen the device width and the SR
parameters in the figure so that resultant MFP is as small as
about 10 nm (consult Fig. 7(a)).
Fig. 4 shows thus-calculated λSR for SNWFETs of W = 5
nm. For L varying from 60 nm to 250 nm, λSR seems to
depend on L weakly. The MFP calculated by using (11) is
also displayed in the figure: ΛSR shows a pronounced peak
around VT when there is no physical reason for the feature.
This supports that λSR is a more natural choice for the MFP
than ΛSR. In the λSR versus VG curve of Fig. 4, however,
there is still some hint of a peak around VT . We believe that
this is an artifact which is originated from the imperfect nature
in the process of isolating the pure SR contribution in the
channel region ((7)). As a matter of fact, (7) should hold better
for greater L because the assumption that the two sources of
scattering (ES and SR) are incoherently connected becomes
more valid.
Fig. 5 shows the MFP for different W ’s when L is fixed
at 100 nm. The MFP decreases as W becomes smaller, as
expected, but the above-mentioned peaky feature near VT is
more pronounced at larger W . Hereafter let us set aside the
unphysical peaky feature near VT and concentrate on the MFP
in the subthreshold region (λsub
SR
) and the inversion region
(λinv
SR
).
Our key findings in this work with regard to the MFP’s
are: 1) the dimensionless parameter ∆m/W can be used as a
good measure of the SRS strength, 2) the MFP’s exponentially
Fig. 6: (Top) The mean free path λsub
SR
and (Bottom) λinv
SR
evaluated at
VG − VT = −0.3 V and 0.4 V versus ∆m/W , respectively. Both W and
∆m were varied and Lm = 1 nm. The data from W = 3, 4, and 5 nm are
represented by squares, triangles, and diamonds, respectively. The channel
lengths were fixed to 100 nm for all calculations. The dashed lines represent
data fit to an exponentially decaying function.
decrease with ∆m/W , and 3) λinvSR becomes greater than λsubSR
if ∆m/W & 0.06.
Firstly, both λsub
SR
and λinv
SR
exponentially decrease with
∆m/W as shown in Fig. 6, where λSR’s were calculated for
all the possible combinations of W = 3, 4, and 5 nm and ∆m
is 0.1 ∼ 0.4 nm. λsub
SR
and λinv
SR
were evaluated at VG − VT =
−0.3 V and 0.4 V, respectively. Notice that W is restricted to
below 5 nm here. In particular, λinv
SR
for W ≥ 5 nm converges
to the almost the same value, as shown in Fig. 5.
The fact that the MFP can be described by a single param-
eter ∆m/W , even with different W ’s, is quite interesting. For
the size quantization effects associated with channel width,
such as the degree of wave-function confinement, the number
of subbands, and the degree of the mixing between subbands,
are expected to result in the MFP’s dependence on W in
a complicate way. Nevertheless, our calculations show the
MFP’s exponential dependence on ∆m/W . This should give a
useful guide for the estimation of λSR in Si nanowire devices.
Secondly, we have found that, if the SRS effects become
sufficiently strong, λSR increases with the increase of VG and,
as the consequence, λinv
SR
> λsub
SR
. This is in sharp contrast to
the usual case where λSR should decrease with the increase
of VG, because more intense scattering is expected to occur at
higher gate voltages. In our calculations, the latter is observed
for the cases of the SRS effects being relatively weak. See
λSR for W = 5 nm (∆m = 0.2 nm) in Fig. 4 and that for W
= 6 and 7 nm (∆m = 0.3 nm) in Fig. 5, respectively. However,
as W becomes smaller in Fig. 5, the usual behavior is not seen
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Fig. 7: (a) The mean free path λSR versus VG for W = 3 nm and L = 100
nm, as ∆m is changed from 0.2 to 0.4 nm and Lm = 1 nm. (b) The ratio
λinv
SR
/λsub
SR
versus ∆m/W .
any longer and λinv
SR
becomes greater than λsub
SR
.
We argue that the ratio λinv
SR
/λsub
SR
has to do with the strength
of the SRS effects and that ∆m/W is a good measure for the
strength. Obviously, the SRS effects should become stronger as
W becomes smaller for fixed ∆m(case A) or as ∆m becomes
bigger for fixed W (case B). For case A, ∆m is fixed to 0.3
nm and W is varied as shown in Fig. 5, and we observe that
λinv
SR
/λsub
SR
becomes bigger than 1 if ∆m/W ≥ 0.06. For case
B, W is fixed to 3 nm and ∆m is varied as shown in Fig.
7 (a). For ∆m = 0.2 nm in the figure, λSR already starts to
ascend in the inversion regime, although quite slowly. As ∆m
is increased to 0.3 nm and then to 0.4 nm, λSR ascends more
and more steeply and λinv
SR
becomes as big as about ten times
of λsub
SR
for ∆m = 0.4 nm. (Also compare the curves of W =
5 nm in Fig. 4 and Fig. 5, where ∆m is changed from 0.2 nm
to 0.3 nm.)
If we combine cases A and B and plot λinv
SR
/λsub
SR
versus
∆m/W in Fig. 7 (b), we observe that the ratio λinvSR/λsubSR
generally increases with the increase of ∆m/W , although
there are small fluctuations. λinv
SR
/λsub
SR
crosses the line of 1
at ∆m/W ∼ 0.06 in the figure. Thus we conclude that the
characteristics of the SRS effects in Si nanowires change at
∆m/W ∼ 0.06.
That λinv
SR
becomes greater than λsub
SR
for the strong SRS
effects can be qualitatively explained as follows. In Figs. 8
(b) and (c), the cross-sectional charge densities for the cases
of ∆m = 0.2 and 0.4 nm are compared at low and high gate
voltages (W = 3 nm). In the charge density profiles at low
gate voltage, the Si/SiO2 interfaces that fluctuate in proportion
to ∆m can be directly observed. In the charge density profiles
at high gate voltage, however, the degree of the interface
fluctuations seems to be almost invariant to the increase of
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Fig. 8: The cross-sectional electron density profiles for low VG (left column)
and high VG (right column), for (a) W = 7 nm, ∆m = 0.2 nm and (b) W =
3 nm, ∆m = 0.2 nm, and (c) W = 3 nm, ∆m = 0.4 nm. Electron densities
are normalized by the total charge density of the cross-section.
the surface roughness. The latter is due to the wave function
confinement effect which is of particular importance for
nanowires of W ≤ 5 nm, and consequently, the electrons
are concentrated to the center of the nanowire as seen in the
figure [4], [16] . Hence the ‘effective’ surface roughness that
felt by the electrons is less at high gate voltage than at low
gate voltage. This effect intensifies as ∆m is increased or W
is decreased, resulting in the relationship between λinv
SR
/λsub
SR
and ∆m/W shown in Fig. 7 (b). On the other hand, for
nanowires of W > 5 nm, the confinement effect is weak so
the electrons are pushed to the nanowire surfaces at high
gate voltage, resulting in the expected behavior that the MFP
decreases with the increase of the gate voltage as shown in
Fig. 8 (a).
V. CONCLUSION
In this work, we have systematically devised the methodol-
ogy for the calculation of the mean free path in the nanowire
field effect transistors with finite channel length. The parasitic
entrance scattering effects were identified and carefully elim-
inated from the MFP calculations. Non-perturbative approach
based on the non-equilibrium Green’s function method was
used to address the SRS effects in the nanowire transistors.
The methodology developed in this work can be applied to
any scattering mechanism, although only SRS is considered
here.
We have found that the SR-limited MFP can be well
described by a function which depends on a single parameter
∆m/W . In particular, the MFP in the subthreshold regime
exponentially decreases with the increase of ∆m/W . For
nanowires of W ≤ 5 nm, the MFP in the inversion regime
also exponentially decreases with ∆m/W .
We have also found that the dimensionless parameter
∆m/W can be used as a good measure of the SRS strength.
If ∆m/W < 0.06, one may expect that the SRS effects
should be relatively weak, resulting in the usual behavior
that the MFP decreases with the increase of the gate electric
field. If ∆m/W > 0.06, on the other hand, the SRS effects
can be regarded to be strong, resulting in the extraordinary
behavior that the MFP increases with the increase of the gate
electric field. Our results should give a useful guide for the
estimation of MFP and the strength of the SRS effects in the
nanowire devices.
ACKNOWLEDGMENT
This research was supported by the Pioneer Research
Center Program and the Basic Science Research Program
thorough the National Research Foundation of Korea
(NRF) Funded by the Ministry of Education, Science and
Technology (Grant No. 2012-0000459 and No. 2012-0002120)
REFERENCES
[1] S. Suk et al.,“High performance 5 nm radius Twin Silicon Nanowire
MOSFET(TSNWFET) : Fabrication on Bulk Si Wafer, Characteristics,
and Reliability,” IEEE IEDM Electron Devices Meeting, pp. 717-720,
Dec. 2005.
[2] N. Singh et al., “High performance Fully Depleted Silicon
Nanowire(Diameter ≤ 5nm) Gate-All-Around CMOS Devices,”
IEEE Trans. Electron Devices, vol. 27, pp. 383-386, May 2006.
[3] J. P. Colinge, “Multiple-gate SOI MOSFETs,” Solid State Electron., vol.
48, pp. 897-905, June 2004.
[4] M. Shin, “Efficient simulation of silicon nanowire field effect transistors
and their scaling behavior,” J. Appl. Phys., vol. 101, pp. 024510-1-
024510-6, Jan. 2007.
[5] D. Basu, M. J. Gilbert, and S. K. Banerjee, “Surface roughness exac-
erbated performance degradation in silicon nanowire transistors,” J. Vac.
Sci. Technol. B, Microelectron. Process. Phenom., vol. 24, pp. 2424-2428,
Sep. 2006.
[6] F. Gamiz, J. B. Roldan, J. A. Lopez-Villanueva, P. Cartujo-Cassinello,
and J. E. Carceller, “Surface roughness at the Si-SiO2 interfaces in fully
depleted silicon-on-insulator inversion layers,” J. Appl. Phys, vol. 86, pp.
6854, Sep. 1999.
[7] J. Dura, F. Triozon, S. Barraud, D. Munteanu, S. Martinie, and J.
L. Autran, “Kubo-Greenwood approach for the calculation of mobility
in gate-all-around nanowire metal-oxide-semiconductor field effect tran-
sistors including screened remote Coulomb scattering-comparison with
experiment,” J. Appl. Phys., vol. 111, pp. 103710-133710-9, May 2012.
[8] S. Jin, M. V. Fischetti, and T. Tang, “Modeling of electron mobility
in gated silicon nanowires at room temperature: Surface roughness
scattering, dielectric screening, and band nonparabolicity,” J. Appl. Phys.,
vol. 102, pp. 083715-083715-14, Oct. 2007.
[9] S. Barraud, E. Sarrazin, and A. Bournel, “Temperature and size de-
pendences of electrostatics and mobility in gate-all-around MOSFET
devices,” Semicond. Sci. Technol., vol. 26, pp. 025001, Dec. 2010.
[10] A. Asenov et al., “Simulation of statistical variability in nano-CMOS
transistors using drift-diffusion, Monte Carlo and non-equilibrium Green’s
function techniques,” J. Comput. Electron., vol. 8, pp. 349-373, Oct. 2009.
[11] E. B. Ramayya, D. Vasileska, S. M. Goodnick, and I. Knezevic, “
Electron Mobility in Silicon Nanowires,” IEEE Trans. Nanotechnology,
vol. 6, pp. 113-117, Jan. 2007.
[12] S. Jin, M. V. Fischetti, and T. Tang, “Theoretical study of carrier
transport in silicon nanowire transistors based on the multisubband
Boltzmann transport equation,” IEEE Trans. Electron Devices, vol. 55,
pp. 2886-2897, Nov. 2008.
[13] M. Lenzi, A. Gnudi, S. Reggiani, E. Gnani, M. Rudan, and G. Baccarani,
“Semiclassical transport in silicon nanowire FETs including surface
roughness,” J. Comput. Electron., vol. 7, pp. 355-358, Sep. 2008.
[14] K. Rogdakis, S. Poli, E. Bano, K. Zekentes, and M. G. Pala, “Phonon-
and surface-roughness-limited mobility of gate-all-around 3C-SiC and Si
nanowire FETs,” Nanotechnology, vol. 20, pp. 295202, July 2009.
[15] J. Wang, E. Polizzi, A. Ghosh, S. Datta, and M. Lundstrom, “Theo-
retical investigation of surface roughness scattering in silicon nanowire
transistors,” Appl. Phys. Lett., vol. 87, pp. 043101-1-043101-3, July 2005.
[16] S. Poli, M. G. Pala, T. Poiroux, S. Deleonibus, and G. Baccarani, “Size
dependence of surface-roughness-limited mobility in silicon nanowire,”
IEEE Trans. Electron Devices, vol. 55, pp. 2968-2976, Nov. 2008.
[17] C. Buran, M. G. Pala, M. Bescond, M. Dubois, and M. Mouis,
“Three-dimensional real-space simulation of surface roughness in silicon
nanowire FETs,” IEEE Trans. Electron Devices, vol. 56, pp. 2186-2192,
Oct. 2009.
[18] A. Martinez, “Variability in Si Nanowire MOSFETs Due to the Com-
bined Effect of Interface Roughness and Random Dopants: A Fully Three-
Dimensional NEGF Simulation Study,” IEEE Trans. Electron Devices.,
vol. 57, pp. 1626-1635, July 2010.
[19] S. G. Kim, M. Luisier, A. Paul, T. B. Boykin, and G. Klimeck, “Full
Three-Dimensional Quantum Transport Simulation of Atomistic Interface
Roughness in Silicon Nanowire FETs,” IEEE Trans. Electron Devices,
vol. 58, pp. 1371-1380, May 2011.
[20] E. Gnani, A. Gnudi, S. Reggiani, and G. Baccarani, “Effective mobility
in nanowire FETs under quasi-ballistic conditions,” IEEE Trans. Electron
Devices, vol. 57, pp. 336-344, Jan. 2010.
[21] J. Wang, A. Rahman, A. Ghosh, G. Klimeck, and M. Lundstrom, “On
the validity of the parabolic effective mass approximation for the I-V
calculation of silicon nanowire transistors,” IEEE Trans. Electron Devices,
vol. 52, pp. 1589-1595, July 2005.
[22] S. M. Goodnick, D. K. Ferry, and C. W. Wilmsen, “Surface roughness
at the Si(100)-SiO2 interface,” Phys. Rev. B, vol. 32, pp. 8171-8185, Dec.
1985.
[23] M. Shin, “Quantum simulation of device characteristics of Silicon
nanowire FETs,” IEEE Trans. Nanotechnology, vol. 6, pp. 230-237, Mar.
2007.
[24] M. Luisier, A. Schenk, and W. Fichtner, “Quantum transport in two-
and three-dimensional nanoscale transistors: Coupled mode effects in the
nonequilibrium Green’s function formalism,” J. Appl. Phys., vol. 100, pp.
043713, Aug. 2006.
[25] J. Wang, E. Polizzi, and M. Lundstrom, “A three-dimensional quantum
simulation of silicon nanowire transistors with the effective-mass approx-
imation,” J. Appl. Phys., vol. 96, pp. 2192, May. 2004.
[26] S. Datta, “Electronic transport in mesoscopic systems,” Cambridge
university Press.
